memory controller hub (chipset) (MCH)

Intel uses the shared CPU bus concept for various central processing units, where a central Memory ControllerHub (MCH) addresses the memory and peripherals.

The Memory Controller Hub (MCH) corresponds to the Northbridge and is directly connected to the Front Side Bus( FSB). It controls the communication of the bus systems with the central processing units and controls the memories. It can also take over error correction( ECC) and eliminate bit errors on the front side bus via corresponding procedures.